

# M27C4002

# 4 Megabit (256K x 16) UV EPROM and OTP EPROM

- FAST ACCESS TIME: 70ns
- LOW POWER "CMOS" CONSUMPTION:
  - Active Current 50mA at 5MHz
  - Standby Current 100µA
- PROGRAMMING VOLTAGE: 12.75V
- ELECTRONIC SIGNATURE for AUTOMATED PROGRAMMING
- PROGRAMMING TIMES of AROUND 24sec. (PRESTO II ALGORITHM)

#### DESCRIPTION

The M27C4002 is a high speed 4 Megabit UV erasable and electrically programmable EPROM ideally suited for microprocessor systems requiring large programs. It is organised as 262,144 by 16 bits.

The Window Ceramic Frit-Seal Dual-in-Line and J-Lead Chip Carrier packages have transparent lids which allow the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27C4002 is offered in both Plastic Leaded Chip Carrier and Plastic Thin Small Outline packages.

Table	1.	Signal	Names
-------	----	--------	-------

A0 - A17	Address Inputs
Q0 - Q15	Data Outputs
Ē	Chip Enable
G	Output Enable
Vpp	Program Supply
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground




Figure 1. Logic Diagram






Figure 2A. DIP Pin Connections

_		
V <sub>PP</sub> [	$_{1}$ U	40 VCC
	2	39 🛛 A17
Q15 🚺	3	38 🛛 A16
Q14 🚺	4	37 🛛 A15
Q13 🚺	5	36 🛛 A14
Q12	6	35 🛛 A13
Q11 🚺	7	34 🛛 A12
Q10 🚺	8	33 🛛 A11
Q9 🛾	9	32 🛾 A10
Q8 🛛	<sup>10</sup> M27C4002	31 🛛 A9
∨ss <b>I</b>	11	30 🛛 VSS
Q7 🛛	12	29 🛛 A8
Q6 🛛	13	28 🛛 A7
Q5 🛛	14	27 🛛 A6
Q4 [	15	26 🛾 A5
Q3 🛛	16	25 🛛 A4
Q2 🛛	17	24 🛛 A3
Q1 🛽	18	23 🛛 A2
Q0 🛛	19	22 🛛 A1
G	20	21 A0
	AIC	00728

#### Figure 2C. TSOP Pin Connections





Warning: NC = Not Connected.

#### **DEVICE OPERATION**

The modes of operations of the M27C4002 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for  $V_{pp}$  and 12V on A9 for Electronic Signature.

#### Read Mode

The M27C4002 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{G}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (tavQv) is equal to the delay from  $\overline{E}$  to output (teLQv). Data is available at the output after a delay of tGLQv from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least tavQv-tGLQV.

#### **Standby Mode**

The M27C4002 has a standby mode which reduces the active current from 50mA to 100 $\mu$ A. The M27C4002 is placed in the standby mode by applying a CMOS high signal to the  $\overline{E}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{G}$  input.



### Figure 2B. LCC Pin Connections

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> <sup>(2)</sup>	Input or Output Voltages (except A9)	–2 to 7	V
Vcc	Supply Voltage	–2 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	-2 to 13.5	V
V <sub>PP</sub>	Program Supply Voltage	–2 to 14	V

#### Table 2. Absolute Maximum Ratings <sup>(1)</sup>

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents

2. Minimum DC voltage on Input or Output is –0.5V with possible undershoot to –2.0V for a period less than 20ns. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V with possible overshoot to V<sub>CC</sub> +2V for a period less than 20ns.

Table 3.	<b>Operating Modes</b>
----------	------------------------

Mode	Ē	G	A9	V <sub>PP</sub>	Q0 - Q15
Read	V <sub>IL</sub>	VIL	Х	$V_{CC} \text{ or } V_{SS}$	Data Out
Output Disable	VIL	V <sub>IH</sub>	х	$V_{CC} \text{ or } V_{SS}$	Hi-Z
Program	V <sub>IL</sub> Pulse	V <sub>IH</sub>	Х	V <sub>PP</sub>	Data In
Verify	V <sub>IH</sub>	VIL	Х	V <sub>PP</sub>	Data Out
Program Inhibit	VIH	ViH	х	V <sub>PP</sub>	Hi-Z
Standby	ViH	Х	х	V <sub>CC</sub> or V <sub>SS</sub>	Hi-Z
Electronic Signature	VIL	VIL	VID	Vcc	Codes

**Note**:  $X = V_{IH}$  or  $V_{IL}$ ,  $V_{ID} = 12V \pm 0.5V$ 

#### Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	V <sub>IH</sub>	0	1	0	0	0	1	0	0	44h

#### **Two Line Output Control**

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

a. the lowest possible memory power dissipation,

b. complete assurance that output bus contention will not occur.


For the most efficient use of these two control lines,  $\overline{E}$  should be decoded and used as the primary device selecting function, while  $\overline{G}$  should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.




Table 5. AC Measurement Condition	ns
-----------------------------------	----

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

#### Figure 3. AC Testing Input Output Waveform





### Table 6. Capacitance<sup>(1)</sup> ( $T_A = 25 \circ C$ , f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 0V		6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% tested.

#### **System Considerations**

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current,  $l_{CC}$ , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of  $\overline{E}$ . The magnitude of the transient current peaks is dependent on the output capacitive and inductive loading of the device.

The associated transient voltage peaks can be suppressed by complying with the two line output

control and by properly selected decoupling capacitors. It is recommended that a  $0.1\mu F$  ceramic capacitor be used on every device between  $V_{CC}$  and  $V_{SS}$ . This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a  $4.7\mu F$  bulk electrolytic capacitor should be used between  $V_{CC}$  and  $V_{SS}$  for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.



## Table 7. Read Mode DC Characteristics<sup>(1)</sup>

 $(T_A = 0 \text{ to } 70 \text{ }^{\circ}\text{C} \text{ or } -40 \text{ to } 85 \text{ }^{\circ}\text{C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$ 

Symbol	Parameter	Test Condition	Min	Мах	Unit
lu	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±10	μA
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μA
Icc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 10MHz$		mA	
	Supply Sullent	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		50	mA
Icc1	Supply Current (Standby) TTL	Ē = V <sub>IH</sub>		1	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E}$ > V <sub>CC</sub> – 0.2V		100	μA
I <sub>PP</sub>	Program Current	$V_{PP} = V_{CC}$		10	μA
VIL	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub> <sup>(2)</sup>	Input High Voltage		2	V <sub>CC</sub> + 1	V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
V OH	Output High Voltage CMOS	I <sub>OH</sub> = –100µА	V <sub>CC</sub> – 0.7V		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V.

## Table 8A. Read Mode AC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$ 

			Teet	M27C4002								
Symbol	Alt	Parameter	Test Condition	-70	) <sup>(3)</sup>	-8	30	-9	90	-1	0	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		70		80		90		100	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		70		80		90		100	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		35		40		40		50	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	0	30	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	0	30	ns
t <sub>AXQX</sub>	t <sub>ОН</sub>	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
 2. Sampled only, not 100% tested.
 3. In case of 70ns speed see High Speed AC Measurement conditions.




### Table 8B. Read Mode AC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \degree \text{C} \text{ or } -40 \text{ to } 85 \degree \text{C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$ 

				M27C4002						
Symbol	Alt	Parameter	Test Condition	-1	2	-1	15	-2	20	Unit
				Min	Max	Min	Max	Min	Мах	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL},  \overline{G} = V_{IL}$		120		150		200	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		120		150		200	ns
tGLQV	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		60		60		70	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	40	0	50	0	80	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	40	0	50	0	80	ns
t <sub>AXQX</sub>	t <sub>ОН</sub>	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.





#### Programming

When delivered (and after each erasure for UV EPROM), all bits of the M27C4002 are in the "1" state. Data is introduced by selectively programming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word. The only way to change a "0" to a "1" is by die exposure to ultraviolet light (UV EPROM). The M27C4002 is in the programming mode when VPP input is at 12.75V, G is at V<sub>IH</sub> and  $\overline{E}$  is pulsed to V<sub>IL</sub>. The data to be programmed is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V<sub>CC</sub> is specified to be  $6.25V \pm 0.25V$ .



Table 9.	Programming Mode DC Characteristics <sup>(1)</sup>
$(T_{A} = 25)$	°C; $V_{CC} = 6.25V \pm 0.25V$ ; $V_{PP} = 12.75V \pm 0.25V$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0 \le V_{IN} \le V_{CC}$		±10	μA
lcc	Supply Current			50	mA
IPP	Program Current	Ē = VIL		50	mA
VIL	Input Low Voltage		-0.3	0.8	V
VIH	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400µА	2.4		V
VID	A9 Voltage		11.5	12.5	V

Note: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

# Table 10. Programming Mode AC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 25 °C; V<sub>CC</sub> = $6.25V \pm 0.25V$ ; V<sub>PP</sub> = $12.75V \pm 0.25V$ )

Symbol	Alt	Parameter	<b>Test Condition</b>	Min	Мах	Unit
tavel	t <sub>AS</sub>	Address Valid to Chip Enable Low		2		μs
t <sub>QVEL</sub>	t <sub>DS</sub>	Input Valid to Chip Enable Low		2		μs
t <sub>VPHEL</sub>	t <sub>VPS</sub>	VPP High to Chip Enable Low		2		μs
t <sub>VCHEL</sub>	tvcs	V <sub>CC</sub> High to Chip Enable Low		2		μs
teleh	t <sub>PW</sub>	Chip Enable Program Pulse Width		95	105	μs
t <sub>EHQX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition		2		μs
t <sub>QXGL</sub>	toes	Input Transition to Output Enable Low		2		μs
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid			100	ns
t <sub>GHQZ</sub>	t <sub>DFP</sub>	Output Enable High to Output Hi-Z		0	130	ns
t <sub>GHAX</sub>	t <sub>AH</sub>	Output Enable High to Address Transition		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.







Figure 6. Programming and Verify Modes AC Waveforms

### Figure 7. Programming Flowchart



## **PRESTO II Programming Algorithm**

PRESTO II Programming Algorithm allows the whole array to be programmed with a guaranteed margin, in a typical time of 26.5 seconds. Programming with PRESTO II consists of applying a sequence of 100µs program pulses to each byte until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

#### **Program Inhibit**

Programming of multiple M27C4002s in parallel with different data is also easily accomplished. Except for  $\overline{E}$ , all like inputs including  $\overline{G}$  of the parallel M27C4002 may be common. A TTL low level pulse applied to a M27C4002's  $\overline{E}$  input, with V<sub>PP</sub> at 12.75V, will program that M27C4002. A high level  $\overline{E}$  input inhibits the other M27C4002s from being programmed.

#### **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overline{G}$  at V<sub>IL</sub>,  $\overline{E}$  at V<sub>IH</sub>, V<sub>PP</sub> at 12.75V and V<sub>CC</sub> at 6.25V.



## **On-Board Programming**

The M27C4002 can be directly programmed in the application circuit. See the relevant Application Note AN620.

#### Electronic Signature

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the M27C4002. To activate the ES mode, the programming equipmentmust force 11.5V to 12.5V on address line A9 of the M27C4002 with VPP=VCC=5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode. Byte 0 (A0=VIL) represents the manufacturer code and byte 1 (A0=VIH) the device identifier code. For the SGS-THOMSON M27C4002, these two identifier bytes are given in Table 4 and can be read-out on outputs Q0 to Q7.


#### **ERASURE OPERATION (applies to UV EPROM)**

The erasure characteristics of the M27C4002 are such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C4002 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C4002 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C4002 window to prevent unintentional erasure. The recommended erasure procedure for the M27C4002 is exposure to short wave ultraviolet light which has wavelength 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm2. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000  $\mu W/cm^2$  power rating. The M27C4002 should be placed within 2.5cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure



## M27C4002

#### **ORDERING INFORMATION SCHEME**



Note: 1. High Speed, see AC Characteristics section for further information.

For a list of available options (Speed,  $V_{CC}$  Tolerance, Package etc...) refer to the current Memory Shortform catalogue.


For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.



Symb		mm		inches			
Synnb	Тур	Min	Max	Тур	Min	Max	
А			5.71			0.225	
A1		0.50	1.78		0.020	0.070	
A2		3.90	5.08		0.154	0.200	
В		0.40	0.55		0.016	0.022	
B1		1.27	1.52		0.050	0.060	
С		0.22	0.31		0.009	0.012	
D			53.40			2.102	
Е		15.40	15.80		0.606	0.622	
E1		13.10	13.50		0.514	0.530	
e1	2.54	-	-	0.100	-	_	
e3	48.26	_	-	1.900	_	-	
eA		16.17	18.32		0.637	0.721	
L		3.18	4.10		0.125	0.161	
S		1.52	2.49		0.060	0.098	
Ø	8.13	-	-	0.320	-	_	
α		4°	15°		4°	15°	
N		40	•		40	•	

# FDIP40W - 40 pin Ceramic Frit-seal DIP, with window

FDIP40W




<u>لرکا</u>

Symb		mm		inches			
• • • • • • • • • • • • • • • • • • • •	Тур	Min	Max	Тур	Min	Max	
А		3.94	4.83		0.155	0.190	
A1		2.29	3.05		0.090	0.120	
В		0.43	0.53		0.017	0.021	
B1		0.66	0.81		0.026	0.032	
D		17.40	17.65		0.685	0.695	
D1		16.00	16.89		0.630	0.665	
D2		14.74	16.26		0.580	0.640	
D3	12.70	-	-	0.500	-	-	
E		17.40	17.65		0.685	0.695	
E1		16.00	16.89		0.630	0.665	
E2		14.74	16.26		0.580	0.640	
E3	12.70	-	_	0.500	_	_	
е	1.27	-	-	0.050	-	-	
К	10.16	_	_	0.400	_	_	
N	44			44			
СР			0.10			0.004	

# JLCC44W - 44 lead Ceramic Chip Carrier J-lead, square window

JLCC44W




Drawing is not to scale




Symb		mm	<b>I</b>	inches				
-	Тур	Min	Max	Тур	Min	Max		
А		4.20	4.70		0.165	0.185		
A1		2.29	3.04		0.090	0.120		
В		0.33	0.53		0.013	0.021		
B1		0.66	0.81		0.026	0.032		
D		17.40	17.65		0.685	0.695		
D1		16.51	16.66		0.650	0.656		
D2		14.99	16.00		0.590	0.630		
E		17.40	17.65		0.685	0.695		
E1		16.51	16.66		0.650	0.656		
E2		14.99	16.00		0.590	0.630		
е	1.27	-	_	0.050	-	_		
N	44				44			
CP			0.10			0.004		

PLCC44 - 44 lead Plastic Leaded Chip Carrier, square

PLCC44








Symb		mm		inches			
Cynns	Тур	Min	Мах	Тур	Min	Мах	
А			1.20			0.047	
A1		0.05	0.15		0.002	0.006	
A2		0.95	1.05		0.037	0.041	
В		0.17	0.27		0.007	0.011	
С		0.10	0.21		0.004	0.008	
D		19.80	20.20		0.780	0.795	
D1		18.30	18.50		0.720	0.728	
E		9.90	10.10		0.390	0.398	
е	0.50	-	-	0.020	-	-	
L		0.50	0.70		0.020	0.028	
α		0°	5°		0°	5°	
N		40			40		
СР			0.10			0.004	

# TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 20mm

TSOP40



Drawing is not to scale



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

